High-Purity
Behavior of Metal Deposition from High-Purity Water During Wafer Rinsing Process
By Drew Sinha, Ph.D., Jeff Chapman, and Richard Godec
CLEANING CLEAN ROOMS DI WATER MATERIALS OF CONSTRUCTION SEMICONDUCTORS
Abstract
The impact of metal contamination on semiconductor device yield is well established. Decreasing device size increases sensitivity to metal contamination. Furthermore, different metals often impact the device performance via different mechanisms. The International Technology Roadmap (ITRS) indicates that less than 1 part per trillion (ppt) level of critical metal in high-purity water (UPW*). Traditionally the wet cleaning process of silicon wafer is based on RCA-based wafer cleaning (1). Over the years, the process has been modified, or alternate cleaning processes have been developed.
Log in or Subscribe to Access the Full Article
To read or download full-length articles you need a subscription to Ultrapure. Please log in or subscribe below.
Log in
Password Reset
If you have forgotten your password, or have not yet set one, you can reset it by email.Advertisement
Advertisement
